Regviz

NXP Semiconductors /MIMXRT1052 /SystemControl /CTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1052/SystemControl/CTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0IMINLINE 0DMINLINE 0ERG0CWG0FORMAT

Description

Cache Type register

Fields

IMINLINE

Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor.
DMINLINE

Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor.
ERG

Exclusives Reservation Granule. The maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions, encoded as Log2 of the number of words.
CWG

Cache Write-back Granule. The maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified, encoded as Log2 of the number of words.
FORMAT

Indicates the implemented CTR format.

4 (FORMAT_4): ARMv7 format.

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data